Skip site navigation (1)Skip section navigation (2)

FreeBSD Manual Pages


home | help
TBLGEN(1)			     LLVM			     TBLGEN(1)

       tblgen -	Target Description To C++ Code Generator

       tblgen [options]	[filename]

       tblgen  translates  from	 target	 description (.td) files into C++ code
       that can	be included in the definition of an LLVM target	library.  Most
       users  of  LLVM	will not need to use this program.  It is only for as-
       sisting with writing an LLVM target backend.

       The input and output of tblgen is beyond	the scope of this short	intro-
       duction;	please see the introduction to TableGen.

       The  filename argument specifies	the name of a Target Description (.td)
       file to read as input.

       -help  Print a summary of command line options.

       -o filename
	      Specify the output file name.  If	filename  is  -,  then	tblgen
	      sends its	output to standard output.

       -I directory
	      Specify  where to	find other target description files for	inclu-
	      sion.  The directory value should	be a full or partial path to a
	      directory	that contains target description files.

       -asmparsernum N
	      Make -gen-asm-parser emit	assembly writer	number N.

       -asmwriternum N
	      Make -gen-asm-writer emit	assembly writer	number N.

       -class className
	      Print the	enumeration list for this class.

	      Print all	records	to standard output (default).

	      Print a JSON representation of all records, suitable for further
	      automated	processing.

	      Print enumeration	values for a class.

	      Print expanded sets for testing DAG exprs.

	      Generate machine code emitter.

	      Generate registers and register classes info.

	      Generate instruction descriptions.

	      Generate the assembly writer.

	      Generate disassembler.

	      Generate pseudo instruction lowering.

	      Generate a DAG (Directed Acyclic Graph) instruction selector.

	      Generate assembly	instruction matcher.

	      Generate DFA Packetizer for VLIW targets.

	      Generate a "fast"	instruction selector.

	      Generate subtarget enumerations.

	      Generate intrinsic enums.

	      Generate intrinsic implementation.

	      Generate target intrinsic	information.

	      Generate enhanced	disassembly info.

	      Generate llvm-exegesis tables.

	      Show the version number of this program.

       If tblgen succeeds, it will exit	with 0.	 Otherwise, if	an  error  oc-
       curs, it	will exit with a non-zero value.

       Maintained by the LLVM Team (

       2003-2020, LLVM Project

11				  2020-08-27			     TBLGEN(1)


Want to link to this manual page? Use this URL:

home | help