

ADVANCED INFORMATION

SINGLE CHIP FAST ETHERNET NIC CONTROLLER

1. FEATURES

- A single chip solution integrates 100/10 Base-T fast Ethernet MAC, PHY and PMD
- Fully comply to IEEE 802.3u specification
- Operates over 100 meters of STP and cat 5 UTP cable
- Fully comply to PCI spec. 2.2 up to 33MHz
- Fully comply to Advanced Configuration and Power Interface (ACPI) Rev 1.0
- Fully comply to PCI Bus Power Management Interface spec. Rev 1.0
- Support full and half duplex operations in both 100 Base-TX and 10 Base-T mode
- Supports 3 kinds of wake up events defined in Network Device Class Power Management Spec 1.0. Including:
 - Magic Packet
 - Link Change (link-on or link off)
 - Wake Up Frame
- Supports IEEE802.3x Frame Based Flow Control scheme in full duplex mode.
- Supports early interrupt on both transmit and receive operations.

- 100/10 Base-T NWAY auto-negotiation function
- Large on-chip FIFOs for both transmit and receive operations without external local memory
- Bus master architecture with linked host buffers delivers the most optimized performance
- 32-bit bus master DMA channel provides ultra low CPU utilization suitable for server and windows applications.
- Proprietary Adaptive Network Throughput Control (ANTC) technology to optimize data integrity and throughput
- Support up to 64K bytes boot ROM interface
- · Three levels of loopback diagnositic capability
- Support a variety of flexible address filtering modes with 16 CAM address and 128 bits hash
- MicroWire interface to EEPROM for customer's IDs and configuration data
- Single +5V power supply, CMOS technology, 128-pin PQFP package

(Magic Packet Technology is a trademark of Advanced Micro Device Corp.)

2. GENERAL DESCRIPTIONS

The LC82C115 controller is an IEEE802.3u compliant single chip 32-bit full duplex, 10/100Mbps highly integrated Fast Ethernet combo solution, designed to address high performance local area networking (LAN) system application requirements.

LC82C115's PCI bus master architecture delivers the optimized performance for future high speed and powerful processor technologies. In other words, the LC82C115 not only keeps CPU utilization low while maximizing data throughput, but it also optimizes the PCI bandwidth providing the highest PCI bandwidth utilization. To further reduce maintenance costs the LC82C115 uses drivers that are backward compatible with the original Lite on LC82C115 sries controllers.

The LC82C115 contains a PCI local bus glueless interface, a Direct Memory Access (DMA) buffer management unit, an IEEE802.3u-compliant Media Access Controller (MAC), large Transmit and Receive FIFOs, and an on-chip 10 Base-T and 100 Base-TX transceiver simplifying system design and improving high speed signal quality. Full-duplex operation are supported in both 10 Base-T and 100 Base-TX modes that increases the controller's operating bandwidth up to 200Mbps. Equipped with intelligent IEEE802.3u-compliant autonegotiation, the LC82C115-based adapter allows a single RJ-45 connector to link with the other IEEE802.3ucompliant device without re-configuration.

In LC82C115, an innovative and proprietary design "Adaptive Network Throughput Control" (ANTC) is builtin to configure itself automatically by Lite-on's driver based on the PCI burst throughput of different PCs. With this proprietary design, LC82C115 can always optimize its operating bandwidth, network data integrity and throughput for different PCs.

The LC82C115 features Remote-Power-On and Remote-Wake-Up capability and is compliant with the Advanced Configuration and Power Interface version 1.0 (ACPI). This support enables a wide range of wake-up capabilities, including the ability to customize the content of specified packet which PC should to respend to, even when it is in a low-power state. PCs and workstations could take advantage of these capabilities of be-




ing waked up and serviced simultaneiously over the network by remote server or workstation. It helps organizations reduce their maintenance cost of PC network.

The 32-bit multiplexed bus interface unit of LC82C115 provides a direct interface to a PCI local bus, simplifying the design of an Ethernet adapter in a PC system. With its on-chip support for both little and big endian byte alignment, LC82C115 can also address non-PC applications.



LC82C115

3. PIN CONFIGURATIONS





4. PIN DESCRIPTION (128 PIN PQFP)

(T/S: tri-state, S/T/S: sustended tri-state, I: input, O: output, O/D: open drain)

Pin Name	Туре	Pin No	128 Pin Function and Driver
AD[31:0]	T/S	116, 117	PCI address/data bus: shared PCI address/data bus lines. Little or big endian
		119,120,	byte ordering are supported.
		122,124,	
		125,127,	
		3,4,6,7,9,	
		10,12,13,	
		26,28,29,	
		31-33,35,	
		36,38,39,	
		41,42,44,	
		45,47,48	
CBE[3:0]	T/S	128,14	PCI command and byte enable bus: shared PCI command byte enable bus,
		25,37	during the address phase of the transaction, these four bits provide the bus
			command. During the data phase, these four bits provide the byte enable.
FRAMEB	S/T/S	15	PCI FRAMEB signal: shared PCI cycle start signal, asserted to indicate the
			beginning of a bus transaction. As long as FRAMEB is asserted, data
			transfers continue.
TRDYB	S/T/S	18	PCI Target ready: issued by the target agent, a data phase is completed on
			the rising edge of PCICLK when both IRDYB and TRDYB are asserted.
IRDYB	S/T/S	17	PCI Master ready: indicates the bus master's ability to complete the current
			data phase of the transaction. A data phase is completed on any rising edge
			of PCICLK when both IRDYB and TRDYB are asserted.
DEVSELB	S/T/S	19	PCI slave device select: asserted by the target of the current bus access.
			When LC82C115 is the initiator of current bus access, the target must asse
			DEVSELB within 5 bus cycles, otherwise cycle is aborted.
IDSEL	1	1	PCI initialization device select: target specific device select signal for
			configuration cycles issued by host.
PCICLK		113	PCI bus clock input: PCI bus clock range from 16MHz to 33MHz.
RSTB	1	112	PCI bus reset: host system hardware reset.
LANWAKE	0	110	LAN wake up signal:asserts high to indicate a magic packet has been de-
			tected in Packet enable mode.
INTAB	O/D	111	PCI bus interrupt request signal: wired to INTAB line.
SERRB	O/D	23	PCI bus system error signal: If an address parity error is detected and CFCS
			bit 8 is enabled, SERRB and CFCS's bit 30 will be asserted.
PERRB	S/T/S	22	PCI bus data error signal: As a bus master, when a data parity error is
			detected and CFCS bit 8 is enabled, CFCS bit 24 and CSR5 bit 13 will be
			asserted. As a bus target, a data parity error will cause PERRB to be
			asserted.



Pin Name	Туре	Pin No	128 Pin Function and Driver
PAR	T/S	24	PCI bus parity bit: shared PCI bus even parity bit for 32 bits AD bus and CBE
			bus.
STOPB	S/T/S	20	PCI Target requested transfer stop signal: as bus master, assertion of STOPE
			cause LC82C115 either to retry, disconnect, or abort.
REQB	T/S	115	PCI bus request signal: to initiate a bus master cycle request
GNTB	I	114	PCI bus grant acknowledge signal: host asserts to inform LC82C115 that
			access to the bus is granted
BPA1	0	61	Boot PROM address bit 1(EECS=0): together with BPA[15:0] to access
(EEDI)			external boot PROM up to 256KB.
			EEPROM data in(EECS=1): EEPROM serial data input pin.
BPA0	0	60	Boot PROM address bit 0(EECS=0): together with BPA[15:0] to access
(EECK)			external boot PROM up to 256KB.
			EEPROM clock(EECS=1): EEPROM clock input pin
BPA[14:0]	0	77-76,	
		73-70,	Boot PROM address line.
		68-60	
BPA15	0	78	Boot PROM address line 15.
LED0			Programmable LED pin 0:
			CSR9.28=1 Set the LED as Link Speed (10/100) LED.
			CSR9.28=0 Set the LED as Activity LED.
			Default is activity LED after reset.
			<note>: This pin acts as LED0 normally. It automatically switch to Boot</note>
			PROM address 15 function while accessing Boot PROM.
BPD0	T/S	58	Boot PROM data line 0(EECS=0): boot PROM or flash data line 0.
(EEDO)			EEPROM data out(EECS=1): EEPROM serial data outpin(during reset
			initialization).
BPD[7:0]	T/S	51-58	Boot PROM data lines: boot PROM or flash data lines 7-0.
EECS	0	59	EEPROM Chip Select pin.
BOEB	0	69	Boot PROM Output Enable.
RDA	0	84	Connecting an external resistor to ground, Resistor value=510 ohms
RTX	0	103	Connecting an external resistor to ground, Resistor value=510 ohms
RTX2EQ	0	102	Connecting an external resistor to ground, Resistor value=1.5K ohms.
EQTEST2	I	101	Not connected.
RXIP	I	93	Twisted pair receive differential input: Support both 10 Base-T and 100
			Base-TX receive differential input.
RXIN		92	Twisted pair receive differential input: Support both 10 Base-T and 100
			Base-TX receive differential input




D' N	-	D: 11		
Pin Name	Туре	Pin No	128 Pin Functior	
TXOP	0	99	•	smit differential output: Support both 10 Base-T and 100
			Base-TX transm	it differential output
TXON	0	97	Twisted pair tran	smit differential output: Support both 10 Base-T and 100
			Base-TX transm	it differential output
CKREF	I	86	Reference clock	: 25MHz oscillator clock input
LED1	0	79	Programmable L	ED pin 1:
			CSR9.29=1	Set the LED as Link/Activity LED.
			CSR9.29=0	Set the LED as Good Link LED.
			Default is Goo	d Link LED after reset.
LED2	0	80	Programmable L	.ED pin 2:
			CSR9.30=1	Set the LED as Colision LED.
			CSR9.30=0	Set the LED as Link Speed (10/100) LED.
			Default is Link	Speed LED after reset.
LED3	0	81	Programmable L	.ED pin 3:
			CSR9.31=1	Set the LED as Full/Half duplex LED.
			CSR9.31=0	Set the LED as Receive LED.
			Default is Rec	eive LED after reset.
VDD	I	8,21,30,43,	Power pins.	
		49,74,82,85,		
		89,91,94,97,		
		104,106,108,		
		121		
GND	I	2,5,11,16,27	Ground pins.	
		34,40,46,50		
		75,83,87,88		
		90,95,96,100		
		105,107,109		
		118,123, 126		



5. PROGRAMMONG INTERFACE


5.1 PCI CONFIGURATION REGISTERS:

5.1.1 PCI ID REGISTER (PFID) (Offset 03h-00h)



This register can be loaded from external serial EEPROM or use a Lite On preset value of "10D9" and "0531" for vendor ID and device ID respectively. Word location 3Eh and 3Dh in serial EEPROM are used to configure customer's vendor ID and device ID respectively. If location 3Eh contains"FFFF" value then LITEON'svendor ID and device ID will be set in this register, otherwise both 3Eh and 3Dh will be loaded into this register from serial EEPROM.

5.1.2 PCI COMMAND AND STATUS REGISTER (PFCS) (Offset 07h-04h)



The bit content will be reset to 0 when a 1 is written to the corresponding bit location.

bit 0 : IO Space Access, set to 1 enable IO access

bit 1 : Memory Space Access, set to 1 to enable memory access

- bit 2 : Master Operation, set to 1 to support bus master mode
- bit 5-3 : not used

bit 6 : Parity Error Response, set to 1 to enable assertion of CSR<13> bit if parity error detected.

bit 7 : not used

bit 8 : System Error Enable, set to 1 to enable SERR# when parity error is detected on address lines and CBE[3:0].

bit 20 : New capability. Set to support PCI power management.

bit 22-bit19 : not used

bit 23 : Fast Back-to back, always set to accept fast back-to-back transactions that are not sent to the same bus device.



bit 24:Data parity Report, is set to 1 only if PERR# active and PFCS<6> is also set.

bit 26-25:Device Select Timing of DEVSELB pin.

bit 27:not used


bit 28:Receive Target Abort, is set to indicate a transaction is terminated by a target abort.

bit 29:Receive Master Abort, is set to indicate a master transaction with Master abort.

bit 30:Signal System Error, is set to indicate assertion of SERR#.

bit 31:Detected Parity Error, is set whenever a parity error detected regardless of PFCS<6>.

5.1.3 PCI REVISION REGISTER (PFRV) (Offset 0Bh-08h)



- bit 3 0 : Step Number, range from 0 to Fh.
- bit 7 4 : Revision Number, fixed to 2h for LC82C115
- bit 15 8 : not used

bit 23 - 16 : Subclass, fixed to 0h.

bit 31 - 24 : Base Class, fixed to 2h.

5.1.4 PCI LATENCY TIMER REGISTER (PFLT) (Offset 0Fh-0Ch)

PFLT Register (0Fh-0Ch)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Configuration La	ten	су Т	īme	ər		-			-							-	-	-														
System cad	che	line	siz	e																												

bit 0 - bit 7 : System cache line size in units of 32 bit word, device driver should use this value to program CSR0<15:14>. bit 8 - bit 15 : Configuration Latency Timer, when LC82C115 assert FRAME#, it enables its latency timer to count.

If LC82C115 deasserts FRAME# prior to timer expiration, then timer is ignored. Otherwise, after timer expires, LC82C115 initiates transaction termination as soon as its GNT# is deasserted.



5.1.5 PCI BASE IO ADDRESS REGISTER (PBIO) (Offset 13h-10h)


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Configuration Base										-			-						•	-												Τ
IO/Memory Sp	ec l	Indi	cato	or																												

bit 0 : IO/Memory Space Indicator, fixed to 1 in this field will map into the IO space. This is a read only field.

bit 7 - 1 : not used, all 0 when read

bit 31 - 8 : Defines the address assignment mapping of LC82C115 CSR registers.


5.1.6 PCI Base Memory Address Register (PBMA) (Offset 17h-14h)



bit 0 : Memory Space Indicator, fixed to 0 in this field will map into the memory space. This is a read only field. bit 6 - 1 : not used, all 0 when read

bit 31 - 7 : Defines the address assignment mapping of LC82C115 CSR registers.

5.1.7 PCI SUBSYSTEM ID REGISTER (PSID) (Offset 2Ch-2Fh)



This register is used to uniquely identify the add-on board or subsystem where the NIC controller resides. Values in this register are loaded directly from external serial EEPROM after system reset automatically. Word location 36h of EEPROM is subsystem vendor ID and location 35h is sub-system ID.



5.1.8 PCI BASE EXPANSION ROM ADDRESS REGISTER (PBER) (Offset 33h-30h)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															0	0	0	0	0	0	0											
Expansion ROM	l Ba				`	ppe			<i>'</i>				·																			

bit 0 : Address Decode Enable, decoding will be enabled if only both enable bit in PFCS<1> and this expansion ROM register are 1.

bit 10 - 1 : not use

bit 31 - 11 : Defines the upper 21 bits of expansion ROM base address.

5.1.9 PCI CAPABILITY POINTER REGISTER (PFCP) (Offset 37h-34h)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Capability Pointer (Set to 44h)

bit 7-0: Capability pointer (Cap_Ptr) is set to 44h if PMEB is connected to PCI bus, otherwise 00.

bit 31-8: reserved


5.1.10 INTERRUPT REGISTER (PFIT) (Offset 3Fh-3Ch)

3	13	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0)	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0																
	ax_ lin-	-																														
Interru	ıpt	Pi	n																													
Interru	ot L	in	е																													

- bit 7 0 : Interrupt Line, system BIOS will writes the routing information into this field, driver can use this information to determine priority and interrupt vector.
- bit 15 8 : Interrupt Pin, fixed to 01h which use INTA#.
- bit 31 24 : Max_Lat which is a maximum period for a access to PCI bus.
- bit 23 16 : Min_Gnt which is the maximum period that LC82C115 needs to finish a brust PCI cycle.




5.1.11 PCI DRIVER AREA REGISTER (PFDA) (43h-40h)



bit 29 : board type

bit 15 - 8 : driver is free to read and write this field for any purpose. bit 7 - 0 : not used.

5.1.12 PCI POWER MANAGEMENT CAPABILITY REGISTER (PPMC) (47h-44h)



bit 31- 27 : PME_Support, read only indicates the power states in which the function may assert LANWAKE pin.

- bit 31 ---- PME_D3cold (value=1) bit 30 ---- PME_D3warm (value=1)
- bit 29 ---- PME_D2 (value=1)
- bit 29 ---- PIVIE_D2 (value=1
- bit 28 ---- PME_D1 (value=1)
- bit 27 ---- PME_D0 (value=1)
- bit 26 : D2 mode support, read only, set to 1.
- bit 25 : D1 mode support, read only, set to 1.
- bit 24-22 : AUX_I bits. Auxiliary current field, set to 100.
- bit 21 : DSI, read only, set to 0.
- bit 20 : Auxiliary power source, set to 1. This bit only valid when bit 15 is a '1'.
- bit 19 : PME Clock, read only, set to 0.
- bit 18-16 : PCI power management version, set to 001, read only.
- bit 15-8 : Next Pointer, all bits set to 0.
- bit 7-0 : Capability ID, read only, a 1 indicates that the data structure currently being pointed to is the PCI power managment data structure.



5.1.13 PCI POWER MANAGEMENT COMMAND AND STATUS REGISTER (PPMCSR) (4Bh-48h)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																									0	0	0	0	0	0		
D	ata	_																														
Bridge Extension Supp	oort	- 1																														
PME_Sta	atus	; -																														
Data_So	ale	- +]													
Data_Sel	lect	_																														
PME_	ΕN	_																														
Reserv	ved	- 1																														
Power St	tate	. –]

bit 1-0 : Power_State, read/write, D0 mode is 00, D1 mode is 01, D2 mode is 10, D3 hot mode is 11. bit7-2 : all 0. Reserved.

bit8 : PME_EN, set 1 to enable LANWAKE. Set 0 to disable LANWAKE assertion.

bit 12-9 : Data_Select for report in the Data register located at bit 31:24.

bit 14-13 : Data_Scale, read only.

bit 15 : PME_Status independent of the state of PME_EN.

When set, indicates a assertion of LANWAKE pin. (support D3 cold).

Write 1 to clear the LANWAKE signal. Write 0, no effect.

bit 21-16 : Reserved.

bit 22 : B2_B3#, B2_B3 support for D3 hot, meaningful only if BPCC_EN = 1, read only.

bit 23 : BPCC_EN, Bus Power/Clock Control Enable, read only.

bit 31-24 : Data, read only.



5.2 HOST INTERFACE REGISTERS

LC82C115 CSRs are located in the host I/O or memory address space. The CSRs are double word aligned and 32 bits long. Definitions and address for all CSRs are as follows :


CSR Mapping

Register	Meaning	Offset from CSR Base
		Address (PBIO and PBMA)
CSR0	Bus mode	00
CSR1	Transmit poll demand	08h
CSR2	Receive poll demand	10h
CSR3	Receive list demand	18h
CSR4	Transmit list base address	20h
CSR5	Interrupt status	28h
CSR6	Operation mode	30h
CSR7	Interrupt enable	38h
CSR8	Missed frame counter	40h
CSR9	Serial ROM and MII management	48h
CSR10	Reserved	50h
CSR11	General Purpose timer	58h
CSR12	10 Base-T status port	60h
CSR13	SIA Reset Register	68h
CSR14	10 Base-T control port	70h
CSR15	Watchdog timer	78h
CSR21	Flow control Register	A8h
CSR22	MAC ID Byte 3-0	B0h
CSR23	Magic ID 5, 4 / MAC ID Byte 5, 4	B8h
CSR24	Magic ID Byte 3-0	C0h
CSR25	Filter 0 Byte Mask	C8h
CSR26	Filter 1 Byte Mask	D0h
CSR27	Filter 2 Byte Mask	D8h
CSR28	Filter 3 Byte mask	E0h
CRS29	Filter Offset	E8h
CSR30	Filter 1&0 CRC-16	F0h
CSR31	Filter 3&2 CRC-16	F8h



LC82C115

5. 2.1 BUS MODE REGISTER (CSR0)




Field	Name	Description
0	SWR	Software Reset, when set, LC82C115 resets all internal hardware with the exception of
		the configuration area and port selection.
1	BAR0	Internal bus arbitration scheme between receive and transmit processes.
		The receive channel usually has higher priority over transmit channel when receive FIFC
		is partially full to a threshold. This threshold can be selected by programming this bit. Se
		for lower threshold, reset for normal threshold.
6:2	DSL	Descriptor Skip Length, specifies the number of longwords to skip between two descrip
		tors.
7	BLE	Big/Little Endian, set for big endian byte ordering mode, reset for little endian byte order
		ing mode, this option only applies to data buffers
13:8	PBL	Programmable Burst Length, specifies the maximum number of longwords to be trans
		ferred in one DMA transaction. default is 0 which means unlimited burst length, possible
		values can be 1,2,4,8,16,32 and unlimited .
15:14	CAL	Cache Alignment, programmable address boundaries of data burst stop, LC82C115
		can handle non-cache- aligned fragement as well as cache-aligned fragment efficiently.
18:17	TAP	Transmit Auto-Polling time interval, defines the time interval for LC82C115 to performs
		transmit poll command automatically at transmit suspended state.
21	RME	PCI Memory Read Multiple command enable, indicates bus master may intend to fetcl
		more than one cache lines disconnecting.
23	RLE	PCI Memory Read Line command enable, indicating bus master intends to fetch a com
		plete cache line.
24	WLE	PCI Memory Write and Invalidate command enable, guarantees a minimum transfer of
		one complete cache.



TABLE 5.2.0 TRANSMIT AUTO POLLING BITS

CSR<18:17>	Time Interval
00	No transmit auto-polling, a write to CSR1 is required to poll
01	auto-poll every 200 us
10	auto-poll every 800 us
11	auto-poll every 1.6 ms

5.2.2 TRANSMIT POLL COMMAND (CSR1)



Field	Name	Description
31:0	TPC	Write only, when written with any value, LC82C115 read transmit descriptor list in host
		memory pointed by CSR4 and processes the list.

5.2.3 RECEIVE POLL COMMAND (CSR2)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Receive Po	oll c	omi	mar	nd																												

-	Field	Name	Description
	31:0	RPC	Write only, when written with any value, LC82C115 read receive descriptor list in host
			memory pointed by CSR4 and processes the list.



5.2.4 DESCRIPTOR LIST ADDRESS (CSR3, CSR4)

CSR3 Receive List Base Address

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start of Receive	Lis	t Ad	ldre	SS																•												

CSR4 Traansmit List Base Address


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Start of Transmit List Address



LC82C115

5.2.5 STATUS REGISTER (CSR5)



Field	Name	Description
28	WKUPI	Wake Up event interrupt. Valid only if CSR16<22> bit is set.
27	LC	100 Base-TX link status has changed either from pass to fail or fail to pass.
		Read CSR12<1> for 100 Base-TX link status.
25:23	EB	Error Bits, read only, indicating the type of error that casued fatal bus error.
22:20	TS	Transmit Process State, read only bits indicating the state of transmit process.
19:17	RS	Receive Process State, read only bits indicating the state of receive process.
16	NIS	Normal Interrupt Summary, is the logical OR of CSR5<0>, CSR5<2> and CSR5<6> and
		CSR5<28>.
15	AIS	Abnormal Interrupt Summary, is the logical OR of CSR5<1>, CSR5<3>, CSR5<5>,
		CSR5<7>, CSR5<8>, CSR5<9>, CAR5<10>, CSR5<11> and CSR5<13>, CSR5<27>.
14	ERI	Early receive interrupt, indicating the first buffer has been filled in ring mode, or 64 bytes
		has been received in chain mode.
13	FBE	Fatal Bus Error, indicating a system error occured, LC82C115 will disable all bus ac-
cess.		
12	LF	Link Fail, indicates a link fail state in 10 Base-T port. This bit is valid only when CSR6<18>=0,
		CSR14<8>=1, and CSR13<3>=0.



11	GTE	General Purpose Timer Expired, indicating CSR11 counter has expired.
Field	Name	Description
10	ETI	Early Transmit Interrupt, indicating the packet to be transmitted was fully transferred to
		internal TX FIFO. CSR5<0> will automatically clears this bit.
9	RWT	Receive Watchdog Timeout, reflects the network line status where receive watchdog
		timer has expired while the other node is still active on the network.
8	RPS	Write only, when written with any value, LC82C115 reads receive descriptor list in host
		memory pointed by CSR4 and processes the list.
7	RU	Receive Buffer Unavailable, the receive process is suspended due to the next
		descriptor in the receive list is owned by host. If no receive poll command is issued, the
		reception process resumes when the next recognized incoming frame is received.
6	RI	Receive Interrupt, indicating the completion of a frame reception.
5	UNF	Transmit Underflow, indicating transmit FIFO has run empty before the completion of a
		packet transmission.
4	LPANCI	When autonegotiation is not enabled (CSR14<7>=0), this bit indicates that the 10
		Base-T link integrity test has completed successfully, after the link was down. This bit is
		also set as as a result of writing 0 to CSR14<12> (Link Test Enable).
		When Autonegotiation is enabled (CSR14<7>=1), this bit indicates that the autonegotiation
		has completed (CSR12<14:12>=5). CSR12 should then be read for a link status report
		This bit is only valid when CSR6<18>=0, i.e. 10 Base-T port is selected Link Fail interrup
		(CSR5<12>) will automatically clears this bit.
3	TJT	Transmit Jabber Timeout, indicating the LC82C115 has been excessively active. The
		transmit process is aborted and placed in the stopped state. TDES0<1> is also set.
2	TU	Transmit Buffer Unavailable, transmit process is suspended due to the next descriptor in
		the transmit list is owned by host.
1	TPS	Transmit Process Stopped.
0	TI	Transmit Interrupt. indicating a frame transmission was completed.



TABLE 5.2.1 FATAL BUS ERROR BITS

CSR5<25:23>	Process State
000	parity error for either SERR# or PERR#, cleared by software reset.
001	master abort
010	target abort
011	reserved
1XX	reserved

TABLE 5.2.2 TRANSMIT PROCESS STATE


CSR5<22:20>	Process State
000	Stopped- reset or transmit jabber expired.
001	Fetching transmit descriptor
010	Waiting for end of transmission
011	filling transmit FIFO
100	reserved
101	Setup packet
110	Suspended, either FIFO underflow or unavailable transmit descriptor
111	closing transmit descriptor

TABLE 5.2.3 RECEIVE PROCESS STATE

CSR5<19:17>	Process State
000	Stopped- reset or stop receive command. Fetching receive descriptor
010	checking for end of receive packet
011	Waiting for receive packet
100	Suspended, receive buffer unavailable
101	closing receive descriptor
110	Purging the current frame from the receive FIFO due to unavailable receive buffer
111	queuing the receive frame from the receive FIFO into host receive buffer



5.2.6 OPERATION MODE REGISTER (CSR6)



Field	Name	Description
24	SCR	Scrambler Mode, default is set to enable scrambler function. Not affected by software
		reset.
23	PCS	Default is set to enable PCS functions. CSR6<18> must be set in order to operate in
		symbol mode.
22	TTM	Transmit Threshold Mode, set for 10 Base-T and reset for 100 Base-TX.
21	SF	Store and Forward, when set, transmission starts only if a full packet is in transmit FIFO
		the threshold values defined in CSR6<15:14> are ignored
19	HBD	Heartbeat Disable, set to disable SQE function in 10 Base-T mode.
18	PS	Port Select, deafult is 0 which is 10 Base-T mode, set for 100 Base-TX mode.
		A software reset does not affect this bit.
17	COE	Collision Offset Enable, set to enable a modified backoff algorithm during low collision
		situation, reset for normal backoff algorithm.
15:14	TR	Threshold Control Bits, these bits controls the selected threshold level for LC82C115
		transmit FIFO, transmission starts when frame size within the transmit FIFO is larger
		than the selected threshold. Full frames with a length less than the threshold are also
		transmitted.



Field	Name	Description
13	ST	Start/Stop Transmission Command, set to place transmission process in running state
		and will try to transmit current descriptor in transmit list. When reset, transmit process is
		placed in stop state.
12	FC	Force Collision Mode, used in collision logic test in internal loopback mode, set to force
		collision during next transmission attempt. This can result in excessive collision reported
		in TDES0<8> if 16 or more collision.
11:10	LOM	Loopback Operation Mode, see table 5.2.6.
9	FD	Full-Duplex Mode, set for simultaneous transmit and receive operation, heart beat check
		is disabled, TDES0<7> should be ignored, and internal loopback is not allowed. This bit
		controls the value of bit 6 of link code word .
7	PM	Pass All Multicast, set to accept all incoming frames with a multicast destination address
		are received. Incoming frames with physical address are filtered according to the CSR6<0>
		bit.
6	PR	Promiscuous Mode, any incoming valid frames are accepted, default is reset and not
		affected by software reset.
5	SB	Start/Stop Backoff Counter, when reset, the backoff timer is not affected by the network
		carrier activity. Otherwise, timer will start counting when carrier drops.
4	IF	Inverse Filtering, read only bit, set to operate in inverse filtering mode, only valid during
		perfect filtering mode.
3	PB	Pass Bad Frames, set to pass bad frame mode, all incoming frames passed the address
		filtering are accepted including runt frames, collided fragments, truncated frames caused
		by FIFO overflow.
2	HO	Hash-Only Filtering Mode, read only bit, set to operate in imperfect filtering mode for both
		physical and multicast addresses.
1	SR	Start/Stop Receive, set to place receive process in running state where descriptor
		acquisition is attempted from current position in the receive list. Reset to place the
		receive process in stop state.
0	HP	Hash/Perfect Receive Filtering Mode, read only bit, set to use hash table to filter multicas
		incoming frames. If CSR6<2> is also set, then the physical addresses are
		imperfect address filtered too. If CSR6<2> is reset, then physical addresses are perfect
		address filtered, according to a single physical address as specified in setup frame.



TABLE 5.2.4 TRANSMIT THRESHOLD

CSR6<21>	CSR6<15:14>	CSR6<22>=0	CSR6<22>=1 (Threshold bytes)
		(for 100 Base-TX)	(for 10 Base-T)
0	00	128	72
0	01	256	96
0	10	512	128
0	11	1024	160
1	XX	(Store and Forward)	

TABLE 5.2.5 DATA PORT SELECTION

CSR14<7>	CSR6<18>	CSR6<22>	CSR6<23>	CSR6<24>	Port
1	0	Х	Х	1	Nway Auto-negotiation
0	0	1	Х	0	10 Base-T
0	1	0	1	Х	100 Base-TX

TABLE 5.2.6 LOOPBACK OPERATION MODE


CSR6<11:10>	Operation Mode
00	Normal
01	Internal loopback at FIFO port
11	Internal loopback at the PHY level
10	External loopback at the PMD level

TABLE 5.2.7 FILTERING MODE

CSR6<7>	CSR6<6>	CSR6<4>	CSR6<2>	CSR6<0>	Filtering Mode
0	0	0	0	0	16 perfect filtering
0	0	0	0	1	512-bit hash + 1 perfect filtering
0	0	0	1	1	512-bit hash for multicast and
					physical addresses
0	0	1	0	0	Inverse filtering
Х	1	0	0	Х	Promiscuous
0	1	0	1	1	Promiscuous
1	0	0	0	Х	Pass All Multicast
1	0	0	1	1	Pass All Multicast



5.2.7 INTERRUPT MASK REGISTER (CSR7)




Field	Name	Description
28	WKUPIE	Wake Up Event Interrupt Enable, enables CSR5<28>.
27	LCE	Link Changed Enable, enables CSR5<27>.
16	NIE	Normal Interrupt Summary Enable, set to enable CSR5<0>, CSR5<2>, CSR5<6>.
15	AIE	Abnormal Interrupt Summary enable, set to enbale CSR5<1>, CSR5<3>, CSR5<5>,
		CSR5<7>, CSR5<8>, CSR5<9>, CSR5<11> and CSR5<13>.
14	ERIE	Early Receive Interrupt Enable
13	FBE	Fatal Bus Error Enable, set together with with CSR7<15> enables CSR5<13>.
12	LFE	Link Fail Interrupt Enable, enables CSR5<12>
11	GPTE	General Purpose Timer Enable, set together with CSr7<15> enables CSR5<11>.
10	ETIE	Early Transmit Interrupt Enable, enables CSR5<10>
9	RWE	Receive Watchdog Timeout Enable, set together with CSR7<15> enables CSR5<9>.
8	RSE	Receive Stopped Enable, set together with CSR7<15> enables CSR5<8>.
7	RUE	Receive Buffer Unavailable Enable, set together with CSR7<15> enables CSR5<7>.
6	RIE	Receive Interrupt Enable, set together with CSR7<16> enables CSR5<6>.
5	UNE	Underflow Interrupt Enable, set together with CSR7<15> enables CSR5<5>.
4	LPANCIE	Link Pass/Autonegotiation Completed Interrupt Enable
3	TJE	Transmit Jabber Timeout Enable, set together with CSR7<15> enables CSR5<3>.
2	TUE	Transmit Buffer Unavailable Enable, set together with CSR7<16> enables CSR5<2>.
1	TSE	Transmit Stop Enable, set together with CSR7<15> enables CSR5<1>.
0	TIE	Transmit Interrupt Enable, set together with CSR7<16> enables CSR5<0>.



5.2.8 MISSED FRAME COUNTER (CSR8)

	31 30 2	9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
	ed Frame Overl ed Frame Cour		
Field	Name	Description	-
16	MFO	Missed Frame Overflow, set when missed frame counter overflows, reset when CSR8 is read.	-
15:0	MFC	Missed Frame Counter, indicates the number of frames discarded because no host receive descriptors were available.	

5.2.9 NON-VOLATILE MEMORY CONTROL REGISTER (CSR9)



Field	Name	Description			
31	LED3SEL	0:Default valu	ue. Set LED3 as	Receive LED.	
		1: Set LED3 a	as F/H duplex Ll	ED.	
30	LED2SEL	0:Default valu	ue. Set LED2 as	Link Speed LE	D.
		1: Set LED2 a	as Collision LED).	
29	LED1SEL	0:Default valu	ue. Set LED1 as	Good Link LED	D.
		1: Set LED1 a	as Link/Activity L	ED.	
28	LED0SEL	0:Default valu	ue. Set LED0 as	Activity LED.	
		1: Set LED0 a	as Link Speed (1	0/100) LED.	
14	RD	Boot ROM re	ad operation wh	en boot ROM is	s selected.
26:25	WKFACT	Wake up fran	ne catenation op	otion bits.	
		CRS21<4>	CSR<26>	CSR<25>	Wake up event
		0	Х	Х	CH0+CH1+CH2+CH3
		1	0	0	(CH0.CH1)+(CH2.CH3)
		1	0	1	(CH0.CH1)+CH2+CH3
		1	1	0	(CH0.CH1.CH2)+CH3
		1	1	1	CH0.CH1.CH2.CH3



13	Reload	EEPROM re-	load operation select bit.		
		Operation de	finition:		
		RD Reload	d Operation		
		1 0	Boot ROM/EEPROM Read		
		1 1	EEPROM re-load operation (SR=1)		
12	BR	Boot ROM S	elect, set to select boot ROM only if CSR9<11>=0.		
11	SR	Serial ROM S	Serial ROM Select, set to select serial ROM for either read or write operation.		
Field	Name	Description			
7:0	Data	If boot ROM	is selected (CSR9<12> is set), this field contains the data to be read from		
		and written to	o the boot ROM. If serial ROM is selected , CSR9<3:0> are defined as		
		follows :			
		3 SDO	Serial ROM data out from serial ROM into LC82C115		
		2 SDI	Serial ROM data input to serial ROM from LC82C115		
		1 SCLK	Serial clock output to serial ROM.		

Warning : CSR9<11> and CSR9<12> should be mutually exclusive for correct operations.

5.2.10 GENERAL PURPOSE TIMER (CSR11)


	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
CON-Co	ontinuous Moo Timer Val	
Field	Name	Description
16	CON	When set, the general purpose timer is in continuous operating mode. When reset, the

		timer is in one-shot mode.
15:0	Timer	Value contains the timer value in a cycle time of 204.8us.

_



5.2.11 10 BASE-T STATUS Port (CSR12)




*Software reset has no effect on this register

Field	Name	Decription
31:16	LPC	Link Partner's Link Code Word, where bit 16 is S0 (selector field bit 0) and bit31 is NP
		(Next Page). Effective only when CSR12<15> is read as a logical 1.
15	LPN	Link Partner Negotiable, set when link partner support NWAY algorithm and CSR14<7>
		is set.
14:12	ANS	Autonegotiation Arbitration State, arbitration states are defined
		000 = Autonegotiation disable
		001 = Transmit disable
		010 = ability detect
		011 = Acknowledge detect
		100 = Complete acknowledge detect
		101 = FLP link good; autonegotiation complete
		110 = Link check
		When autonegotiation is completed, an ANC interrupt (CSR5<4>) is generated, write
		001 into this field can restart the autonegotiation sequence if CSR14<7> is set.
		Otherwise, these bits should be 0.
11	TRF	Transmit Remote Fault
3	APS	Autopolarity State, set when polarity is positive. When reset, the 10Base-T polarity is
		negative. The received bit stream is inverted by the receiver.
2	LS10B	Set when link status of 10 Base-T port link test fail. Reset when 10 Base-T link test is i
		pass state.
1	LS100B	Link state of 100 Base-TX, this bit reflects the state of SD pin, effective only when
		CSR6<23>= 1 (PCS is set). Set to indicate a fail condition .i.e. SD=0.




5.2.12 SIA Reset Register (CSR13)



Field	Name	Decription
0	Nway Reset	While writing 0 to this bit, resets the CSR12 & CSR14.
1	100Base-TX Reset	Write a 1 will reset the internal 100 Base-TX PHY module

5.2.13 10 Base-T Control PORT (CSR14)




*The software reset bit (bit0 of CSR0) has no effect to this register.

Field	Name	Decription
19	PAUSE	Bit 10 of link code word for 100 Base-TX pause mode.
18	T4	Bit 9 of link code word for T4 mode.
17	TXF	Bit 8 of link code word for 100 Base-TX full duplex mode.
16	ТХН	Bit 7 of link code word for 100 Base-TX half duplex mode. Meaningful only when CSR14<7>
		(ANE) is set.
12	LTE	Link Test Enable, when set the 10 Base-T port link test function is enabled.
8	RSQ	Receive Squelch Enable for 10 Base-T port. Set to enable.
7	ANE	Autonegotiation Enable, .
6	HDE	Half-Duplex Enable, this is the bit 5 of link code word, only meaningful when CSR14<7> is
		set.
2	PWD10B	Reset to power down 10 Base-T module, this will force both TX and RX port into tri-state
		and prevent AC current path. Set for normal 10 Base T operation.
1	LBK	Loop back enable for 10 Base-T MCC.



LC82C115

5.2.14 WATCHDOG TIMER (CSR15)




Field	Name	Description
5	RWR	Defines the time interval no carrier from receive watchdog expiration until reenabling the
		receive channel. When set, the receive watchdog is release 40-48 bit times from the last
		carrier deassertion. When reset, the receive watchdog is released 16 to 24 bit times from
		the last carrier deassertion.
4	RWD	When set, the receive watchdog counter is disable. When reset, receive carriers longer
		than 2560 bytes are guaranted to cause the watchdog counter to time out. Packets shorter
		than 2048 bytes are guaranted to pass.
2	JCK	When set, transmission is cut off after a range of 2048 bytes to 2560 bytes is transmitted,
		When reset, transmission for the 10 Base-T port is cut off after a range of 26 ms to 33ms.
		When reset, transmission for the 100 Base-TX port is cut off after a range of 2.6ms to
		3.3ms.
1	HUJ	Defines the time interval between transmit jabber expiration until reenabling of the
		transmit channel. When set, the transmit channel is released immediately after the jabber
		expiration.
		When reset, the jabber is released 365ms to 420 ms after jabber expiration for 10 Base-T
		port. When reset, the jabber is released 36.5ms to 42ms after the jabber exporation for
		100 Base-TX port.
0	JBD	Jabber Disable, set to disable transmit jabber function.



LC82C115

5.2.15 Flow Control Register (CSR21)




Field	Name	Description
31:16	TMVAL	Timer value in the flow control frame for receive flow control.
15	TEST	Test the flow control timer.
14	RESTART	Set the receive flow control into the restart mode, the RXFCEN should be asserted.
		The default value is 0.
13	RESTOP	Set the receive flow control into the restop mode, the RXFCEN should be asserted.
		The default value is 0.
12	TXFCEN	Transmit flow control enable. The default value is 1.
11	RXFCEN	Receive flow control enable. The default value is 0.
10	RUFCEN	Send flow control frame control when the receive descriptor is unavailable, the RXFCEN
		should be asserted. The default value is 0.
9	STOPTX	Indicate the transmit status. If the receive flow control stop the transmission, this bit is
		set. After recovering transmission, this bit is clear.
8	REJECTFC	Abort the receive flow control frame when set. The default value is 0.
7	FCTH1	Receive flow control threshold 1.
6	FCTH0	Receive flow control threshold 0.
5	NFCEN	Accept flow control from the auto-negotiation result.
4	WKFCATEN	Enable the wake up frame catenation feature. See CSR9
-		

Receive Flow Control Threshold Table

FCTH1	1	1	1	0
FCTH1	1	0	0	0
Threshold Value (Byte)	512	256	128	overflow



5.2.16 MAC ID Byte 3-0 Register (CSR22)



5.2.17 Magic ID Byte 5,4/ MAC ID Byte 5,4 (CSR23)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Magic ID by	te 4	Ļ _																														
Magic ID by																																
MAC ID by	te 4																															
MAC ID by	te 5	5 -																														

5.2.18 Magic ID Byte 3-0 (CSR24)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I																				1												
Magic ID by	te 2	-																														
Magic ID by	te 3	-																														
Magic ID by	te 0	_																														
Magic ID by																																

- 5.2.19 Filter 0 Byte Mask Register 0 (CSR25)
 - Filter 1 Byte Mask Register 1 (CSR26)
 - Filter 2 Byte Mask Register 2 (CSR27) Filter 3 Byte Mask Register 3 (CSR28)


CSR25 Filter N (N=0 to 3) Byte Mask Register N (N=0 to 3)

	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	3 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Е	yte Mask		
Field	Name	Description	
31:0	Byte Mask	If bit number j of the byte mask	is set, byte number (offset+j) of the incoming frame is
		checked.	



LC82C115


5.2.20 Filter Offset Register (CSR29)



Field	Name	Description
6:0	Pattern 0 Offset	The offset defines the location of first byte that should be checked by filter 0 in the
		frame. Offset is always greater than 12.
7	Filter 0 Enable	This bit is set to enable the filter 0. If it is reset, filter 0 is disabled for the wake-up
		frame checking.
14:8	Pattern 1 Offset	The offset defines the location of first byte that should be checked by filter 1 in the
		frame. Offset is always greater than 12.
15	Filter 1 Enable	This bit is set to enable the filter 1. If it is reset, filter 1 is disabled for the wake-up
		frame checking.
22:16	Pattern 2 Offset	The offset defines the location of first byte that should be checked by Filter 2 ir
		the frame. Offset is always greater than 12.
23	Filtre 2 Enable	This bit is set to enable the filter 2. If it is reset, filter 2 is disabled for the wake-up
		frame checking.
30:24	Pattern 3 Offset	The offset defines the location of first byte that should be checked by Filter 3 in
		the frame. Offset is always greater than 12.
31	Filter 3 Enable	This bit is set to enable the filtre 3. If it is reset, filter 3 is disabled for the wake-up
		frame checking.




5.2.21 Filter 1 and 0 CRC-16 Register (CSR30)



Field	Name	Description
15:0	Filter 0 CRC-16	The 16-bit CRC value is programmed by the driver to be matched against the
		current result from the CRC-16's remainder at the location specified by Filter 0
		offset and Filter 0 Byte Mask register. if matched, the incoming frame is a wakeup
		frame.
31:0	Filter 1 CRC-16	Same description as Filter 0 CRC-16.

5.2.22 Filter 2 and 2 CRC-16 Register (CSR31)



Field	Name	Description
15:0	Filter 2 CRC-16	Same description as Filter 0 CRC-16.
31:0	Filter 3 CRC-16	Same description as Filter 0 CRC-16



5.3 ACPI Power Management Support

The Advanced Configuration and Power Interface (ACPI) Specification defines a flexible and abstract fardware interface for a wide varity of PC systems to implement power and thernal management functions. This chip is fully compliant with the OnNow Network Device Class Power Management spec. rec.1.0, the PCI power management interface spec. rev.1.0 and the ACPI spec. rev.1.0.

Four power states defined for a PCI function are:

* D0-Fully On.

The device is completely active and responsive.

- * D1-Light Sleep.
 - Save a little power than D0 state. The PCI clock is running.
- * D2-Deeper Sleep:
 - Save more power than D1 state. The PCI clock can be stopped.
- * D3_{hot}-Deepest Sleep:

Save more power than D2 state. The PCI clock is stopped.

* D3_{cold}-Power Down:

In this state, the main system power is removedfrom the chip but will preserve their PME context when transitioning from the D3_{cold} to the D0 state. Such function requires an auxiliary power source other than main system power plane.

This chip also supports the OnNow Network Device Class Specification based on the ACPI specification defines the power management requirements of a network device. It defines the following wake-up events:

- * Reception of a Magic Packet.
- * Reception of a Network wake-up frame.
- * Detection of change in the network link state.

To put LC82C115 into the sleep mode and enable the wake-up events detection are done as following:

1. Write 1 to PPMCSR[8] to enable power management feature.

2. Write the value to PPMCSR[1:0] to determine which power state to enter.

If D1, D2 or D3_{hot} state is set, the PC is still turned on and is commonly called entering the Remote Wake-up mode. Otherwise if the main power on a PC is totally shut off, we call that it is in the D3_{cold} state or Remote Power-On mode. To sustain the operation of the Lan card, a 5V standby power is required. Once the PC is turned on, LC82C115 loads the Magic ID from EEPROM and set it up automatically. No registers is needed to be programmed. After then, simply turn of PC to enter D3_{cold} state. In either Remote Wake-up mode or Remote Power-On mode. The transceiver and the RX block are still alive to monitor the network activity. If one of the three wake-up events occured, the following status is changed:

- 1. PPMCSR[15] (PME status) is set to 1.
- 2. CRS5[28] (WKUPI) is set to 1.
- 3. PCI interrupt pin INTA# is asserted low.
- 4. PMEB pin is asserted low.

5. In LC82C115, EXTSTARTB and LANWAKE are also asserted.

5.3.1 Magic Packet

The Magic Packet^(TM) technology, proposed by AMD, is used to remotely wake up a sleeping or powered off PC on a network. This is accomplished by sending a specific packet, called Magic Packet, to a node on the network. When a NIC capable of recognizing the specific frame goes to sleep (entering D1, D2 ro D3 state), it scans all incoming frames addressed to the node for a specific data sequence, which indicates to the controller that this is a Magic Packet frame. The specific sequence consists of 16 duplications of the IEEE address of this node, with no breaks or interruptions. This sequence can be located anywhere within the packet, but must be preceded by a synchronization stream. The synchronization stream is defined as 6 bytes of FFh. For example, if the IEEE address for a particular node on the network was 11h 22h 33h 44h 55h 66h, then the Magic Packet for this node would be:

DA SA MISC. FF FF FF FF FF FF FF $\underline{11223344556611}$ 22 33 44 55 66 11 22 33 44 55 66 MISC. CRC.



This chip can automatically loads the IEEE address into the internal registers from EEPROM while booting up. the magic packet detection scheme is not active while chip is in normal running state (D0). After entering into the sleep mode(D1, D2, D3) by host, the chip begins to scan the incoming packet but does not load the packet into RX FIFO. If a magic packet is detected, the PMEB is asserted to notify the host.

Magic packet event occurs when the following conditions are approved:

- * The destination address of the received packet matches.
- * The PMEN bit (PPMCSR[8]) is set to 1.
- * Not in D0 state.
- * The magic packet pattern matches, i.e., 6*FFh + 16* Destination ID.

<Note>: The CRC value is not checked during magic packet detection.

5.3.2 Wake-up Frames

A network wake-up frame is typically a frame that is sent by existing network protocols, such as ARP requests or IP frames addressed to the machine. Before putting the network adapter into the wake-up state, the system passes to the adapter's driver a list of sample frames and corresponding byte masks. Each sample frame is an example of a frame that should wake up the system. Each byte mask defines which bytes of the incoming frames should be compared with corresponding sample frame in order to determine whether or not to accept the incoming frame as a wake-up event.

The on-chip Wake-up logic prevides four programmable filters that allow support of many different receive packet patterns. Specifically, these filters allow support of IP and IPX protocols which currently are the only protocols targeted to be power manageable. Each filter relates to 32 contiguous bytes in the incoming frame.

When a frame is received from the network, the chip examines its content to determine whether the pattern matches to a wake-up frame. To know which byte of the frame should be checked, a programmable byte-mask and a programmable pattern offset are used for each one of the four supported filters. The pattern offset defines the location of the first byte in the frame that should be checked. Beginning with the pattern offset, if bit j in the byte mask is set, byte offset+j in the frame is checked. The chip implements imperfect pattern matching by calculating a CRC-16 on all bytes of the received frame that where specified by the pattern's offset and the byte mask and comparing to a programmable pre-calculated CRC-16 remainder value. The CRC calculation uses the following polynomial:

$G(X)=X^{16} + X^{15} + X^2 + 1$

The calculated CRC-16 value is compared with four possible CRC-16 values stored in CSR30 and CSR31. if the result matches any one and the enable bit of the corresponding filter also set, then we call a Wakeup frame received.

Table1 shows the wake-up frame register block. This block is accessed through CSR registers mapping.

	Filter 0 I	Byte Mask		CSR25							
	CSR26										
	CSR27										
	Filter 3 Byte Mask										
Filter 3	Filter 2	Filter 1	Filter 0	CSR29							
Filter 1 C	Filter 1 CRC-16 Filter 0 CRC-16										
Filter 3 C	CSR31										

The four filters can operate independently to match four 32-byte wake up frames. They also can be programmed to catenate each other to support longer wake up frames, ranging from 32 bytes up to 128 bytes. The following table shows the possible combination.

CSR21.4	CSR9.26	CSR9.25	Wake up event
WKFCATEN	WKFCAT1	WKFCAT0	
0	Х	Х	CH0+CH1+CH2+CH3
1	0	0	(CH0.CH1)+(CH2.CH3)
1	0	1	(CH0.CH1)+CH2+CH3
1	1	0	(CH0.CH1.CH2)+CH3
1	1	1	CH0.CH1.CH2.CH3

If WAKCATEN (CSR21.4) is not set, the four filters are independent and simultaneous to match the incoming frame. When WKFCATEN is set, the catenation options are determined by WKFCAT<1:0> (CSR<26:25>). For example, if WKFCAT<1:0>=00, wake up event is occurred only if either both of channel 0 and channel 1 match or both of channel 2 and channel 3 match. If the



driver sets filter 0 and filter 1 be contiguous and also sets filter 2 and filter 3 be contiguous by adjusting the offsets, then two 64-byte wake up frames are supported. Another example is that if WKFCAT<1:0>=11 and the driver sets filter 0,1,2,3 as contiguous, a 128-byte wake up frame is supported.

Wakeup Frames event occurs when following conditions are met:

* Not in D0 state.

* The destination address of the received wakeup frame matches.

* No CRC-32 error is detected in the wakeup frame.

* The PMEN bit (PPMCSR[8]) is set to 1.

* The enable bit in the wakeup frame register block must be set.

* The CRC value calculated from the bytes in the pre-designated locations equals to the respectively stored CRC-16 value.

* If catenation must be met. enable bit WKFCATEN is set, the condition in table 2.

5.3.3 Link Change

Link change wakeup event occurs when the following conditions are met:


- * Not in D0 state.
- * The PMEN bit (PMCSR[8]) is set to 1.
- * The cable is re-connected.

The Remote Power-on (RPO) feature is a mechanism can be used to remotely power up a sleeping station. When the PC turned on, LC82C115 loads the network ID from serial ROM automatically. Once the PC is turnned off, LC82C115 enters the RPO mode. LC82C115 monitors the network for receipt of a wakeup packet. If a magic packet or wake up frame is received, it asserts LANWAKE, signal to wake up the system. After main power is on, LANWAKE is deasserted by PCI RSTB signal. After the deassertion, LC82C115 can enter RPO mode again if the main power is switched off.



6. AC/DC CHARACTERISTICS

6.1 BOOT ROM READ TIMING





6.2 AC CHARACTERISTICS

SYMBOL	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNITS
TRC	Read Cycle	8	-	-	PCI Cycle
TCE	Chip Enable Access Time	-	-	7	PCI Cycle
TACC	Address Access Time	-	-	7	PCI Cycle
TOES	Output Enable Access Time	-	-	7	PCI Cycl
ТОН	Output Hold from Address, CEB, or OEB	0	-	-	ns

PCI cycle range:66ns (16MHz)~25ns (40MHz)

6.3 ABSOLUTE OPERATION CONDITION

Supply Voltage (VCC)	-0.5V to +7.0V
DC Input Voltage (Vin)	4.75V to 5.25V
DC Output Voltage (Vout)	-0.5V to VCC + 0.5V
Storage Temperature Range (Tstg)	-55℃ to +150℃
Operating Temperature Range	0℃ to 70℃
Operating Surface Temperarure(25℃)	49℃(TYP)
Power Dissipation (PD)	750mW (Typ.)
Lead Temp. (TL) (Soldering, 10 sec)	260 ℃
ESD Rating (Rzap = 1.5k, Czap = 100pF)	1.0kV
Clamp Diode Current	20mA

6.4 DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Max	Unite
TTL/PCII	nput/Output				
Voh	Minimum High Level Output Voltage	loh = -3mA	2.4		V
Vol	Maximum Low Level Output Voltage	lol = +6mA		0.4	V
Vih	Minimum High Level Input Voltage 2.0			V	
Vil	Maximum Low Level Input Voltage			0.8	V
lin	Input Current	Vi = VCC or GND	- 1.0	+ 1.0	uA
loz	Minimum TRI-STATE Output Leakage Current	Vout = VCC or GND	-10	+10	uA
LED outp	out Driver				
Vlol	LED turn on Output Voltage	lol = 16mA		0.4	V
Supply					
ldd	Average Supply Current	CKREF =25MHz	130	170	mA
		PCICLK = 33MHz			
Vdd	Average Supply Voltage		4.75V	5.25V	V




LC82C115

7.0 PACKAGE INFORMATION

128-Pin Plastic Quad Flat Pack

ITEM	MILLIMETERS	INCHES
а	14.00±.05	5.512±.002
b	.20 [Typ.]	.08 [Typ.]
С	20.00±.05	7.87±.002
d	1.346	.530
е	.50 [Typ.]	.20 [Typ.]
L1	1.60±.1	.63±.04
L	.80±.1	.31±.04
ZE	.75 [Typ.]	.30 [Typ.]
E3	12.50 [Typ.]	4.92 [Typ.]
Е	17.20±.2	6.77±.08
ZD	.75 [Typ.]	.30 [Typ.]
D3	18.50 [Typ.]	7.28 [Typ.]
D	23.20±.2	9.13±.08
A1	.25±.1 min.	.01±.04 min.
А	3.40±.1 max.	1.34±.04 max
Note	Short Lead	Short Lead

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.





REVISION HISTORY

Revision	Destription	Page	Date
0.1	(1)added new features of 3 kinds of wake up frame	P1	JAN.18.1999
	(2)added new features of IEEE 802.3u flow control	P1	
	(3)added new package type 128pin LQPF package	P1	
	(4)delete CSR16 & CSR20	P12	
	(5)add CRS21~CSR31	P12	



MACRONIX INTERNATIONAL CO., LTD.

HEADQUARTERS: TEL:+886-3-578-8888 FAX:+886-3-578-8887

EUROPE OFFICE: TEL:+32-2-456-8020 FAX:+32-2-456-8021

JAPAN OFFICE: TEL:+81-44-246-9100 FAX:+81-44-246-9105

SINGAPORE OFFICE: TEL:+65-747-2309 FAX:+65-748-4090

TAIPEI OFFICE: TEL:+886-3-509-3300 FAX:+886-3-509-2200

MACRONIX AMERICA, INC. TEL:+1-408-453-8088 FAX:+1-408-453-8488

CHICAGO OFFICE: TEL:+1-847-963-1900 FAX:+1-847-963-1909

http://www.macronix.com